Skip to content

[WIP] Adding Custom RR Graph Builder to OpenFPGA #3325

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 126 commits into
base: master
Choose a base branch
from

Merge branch 'master' of https://github.com/verilog-to-routing/vtr-ve…

219ab6e
Select commit
Loading
Failed to load commit list.
Open

[WIP] Adding Custom RR Graph Builder to OpenFPGA #3325

Merge branch 'master' of https://github.com/verilog-to-routing/vtr-ve…
219ab6e
Select commit
Loading
Failed to load commit list.
WIP / WIP Started 2025-11-06 14:59:29 ago

Title contains "WIP"

The title "[WIP] Adding Custom RR Graph Builder to OpenFPGA" contains "WIP".

Details

By default, WIP only checks the pull request title for the terms "WIP", "Work in progress" and "🚧".

You can configure both the terms and the location that the WIP app will look for by signing up for the pro plan: https://github.com/marketplace/wip. All revenue will be donated to Processing | p5.js – one of the most diverse and impactful Open Source community there is.

View more details on WIP