Skip to content

PWM: start_pwm resets ARPE bit in counter control register  #501

@TorstenStrunk

Description

@TorstenStrunk

While using PWM output with different periods and duty cycles I observed glitches in the generated output signals. Even though the pwm and pwm_hz methods first enable auto reload preloads in CR1, the final call of self.tim.start_pwm() uses a write to CR1, which clears the ARPE bit again!

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions