Skip to content
View jerry-D's full-sized avatar

Block or report jerry-D

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine Public

    HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx Kintex Ultra Plus brand FPGAs and embedded RISC-V as trainer.

    Verilog 60 12

  2. Uniform_Distribution_Random_Cascade Uniform_Distribution_Random_Cascade Public

    OpenSCAD model and .stl files for Uniform Distribution Random Cascade using true binary trees

    OpenSCAD

  3. Bidirectional-Artificial-Neuron Bidirectional-Artificial-Neuron Public

    OpenSCAD 3D model of the world's first Conscious Bidirectional Artificial Neuron built from carbon nanotubes, nanotorus, and human ssDNA.

    OpenSCAD

  4. CustomASM-for-SYMPL-ISA CustomASM-for-SYMPL-ISA Public

    SYMPL ISA Rule table for open-source CustomASM cross-assembler.

    Rust 2 1

  5. Conscious_Gate_Transistor Conscious_Gate_Transistor Public

    Conscious Gate Transistor for creating conscious computers and machines. Provisional Patent Application with OpenSCAD 3D models.

    OpenSCAD 6 2

  6. 64-bit-Universal-Floating-Point-ISA-Compute-Engine 64-bit-Universal-Floating-Point-ISA-Compute-Engine Public

    RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine

    Verilog 22 8