Skip to content

Commit 0a77caa

Browse files
alexdeuchergregkh
authored andcommitted
drm/amdgpu: add support for cyan skillfish without IP discovery
[ Upstream commit 9e6a5cf ] For platforms without an IP discovery table. Signed-off-by: Alex Deucher <[email protected]> Stable-dep-of: 357d90b ("drm/amdgpu: fix handling of harvesting for ip_discovery firmware") Signed-off-by: Sasha Levin <[email protected]>
1 parent 90653d9 commit 0a77caa

File tree

1 file changed

+30
-0
lines changed

1 file changed

+30
-0
lines changed

drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2644,6 +2644,36 @@ int amdgpu_discovery_set_ip_blocks(struct amdgpu_device *adev)
26442644
adev->ip_versions[UVD_HWIP][1] = IP_VERSION(2, 6, 0);
26452645
adev->ip_versions[XGMI_HWIP][0] = IP_VERSION(6, 1, 0);
26462646
break;
2647+
case CHIP_CYAN_SKILLFISH:
2648+
if (adev->apu_flags & AMD_APU_IS_CYAN_SKILLFISH2) {
2649+
r = amdgpu_discovery_reg_base_init(adev);
2650+
if (r)
2651+
return -EINVAL;
2652+
2653+
amdgpu_discovery_harvest_ip(adev);
2654+
amdgpu_discovery_get_gfx_info(adev);
2655+
amdgpu_discovery_get_mall_info(adev);
2656+
amdgpu_discovery_get_vcn_info(adev);
2657+
} else {
2658+
cyan_skillfish_reg_base_init(adev);
2659+
adev->sdma.num_instances = 2;
2660+
adev->ip_versions[MMHUB_HWIP][0] = IP_VERSION(2, 0, 3);
2661+
adev->ip_versions[ATHUB_HWIP][0] = IP_VERSION(2, 0, 3);
2662+
adev->ip_versions[OSSSYS_HWIP][0] = IP_VERSION(5, 0, 1);
2663+
adev->ip_versions[HDP_HWIP][0] = IP_VERSION(5, 0, 1);
2664+
adev->ip_versions[SDMA0_HWIP][0] = IP_VERSION(5, 0, 1);
2665+
adev->ip_versions[SDMA1_HWIP][1] = IP_VERSION(5, 0, 1);
2666+
adev->ip_versions[DF_HWIP][0] = IP_VERSION(3, 5, 0);
2667+
adev->ip_versions[NBIO_HWIP][0] = IP_VERSION(2, 1, 1);
2668+
adev->ip_versions[UMC_HWIP][0] = IP_VERSION(8, 1, 1);
2669+
adev->ip_versions[MP0_HWIP][0] = IP_VERSION(11, 0, 8);
2670+
adev->ip_versions[MP1_HWIP][0] = IP_VERSION(11, 0, 8);
2671+
adev->ip_versions[THM_HWIP][0] = IP_VERSION(11, 0, 1);
2672+
adev->ip_versions[SMUIO_HWIP][0] = IP_VERSION(11, 0, 8);
2673+
adev->ip_versions[GC_HWIP][0] = IP_VERSION(10, 1, 3);
2674+
adev->ip_versions[UVD_HWIP][0] = IP_VERSION(2, 0, 3);
2675+
}
2676+
break;
26472677
default:
26482678
r = amdgpu_discovery_reg_base_init(adev);
26492679
if (r) {

0 commit comments

Comments
 (0)