Skip to content

[RISC-V] Fix GitHub_* tests #88640

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Jul 16, 2023
Merged

[RISC-V] Fix GitHub_* tests #88640

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
6cce004
[RISC-V] Fix GitHub_17585 test failure
clamp03 Jul 10, 2023
3c69208
[RISC-V] Fix GitHub_23147 test failure
clamp03 Jul 11, 2023
31053db
[RISC-V] Remove lvIsHfaRegArg assertion
clamp03 Jul 12, 2023
c6c0b9f
[RISC-V] Update
clamp03 Jul 14, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
26 changes: 21 additions & 5 deletions src/coreclr/jit/codegenriscv64.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6515,7 +6515,14 @@ void CodeGen::genJmpMethod(GenTree* jmp)
// Must be <= 16 bytes or else it wouldn't be passed in registers, except for HFA,
// which can be bigger (and is handled above).
noway_assert(EA_SIZE_IN_BYTES(varDsc->lvSize()) <= 16);
loadType = varDsc->GetLayout()->GetGCPtrType(0);
if (emitter::isFloatReg(argReg))
{
loadType = varDsc->lvIs4Field1 ? TYP_FLOAT : TYP_DOUBLE;
}
else
{
loadType = varDsc->GetLayout()->GetGCPtrType(0);
}
}
else
{
Expand All @@ -6532,14 +6539,23 @@ void CodeGen::genJmpMethod(GenTree* jmp)
regSet.AddMaskVars(genRegMask(argReg));
gcInfo.gcMarkRegPtrVal(argReg, loadType);

if (compiler->lvaIsMultiregStruct(varDsc, compiler->info.compIsVarArgs))
if (varDsc->GetOtherArgReg() < REG_STK)
Copy link

@alpencolt alpencolt Jul 11, 2023

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

It's code from LA64, when I made genJmpMethod() implementation, I've took ARM64 version since it's more clear. E.g. what's the meaning of if (varDsc->GetOtherArgReg() < REG_STK)?

Copy link
Member Author

@clamp03 clamp03 Jul 12, 2023

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Because ARM64 and RISCV have different calling convention. Right, ARM64 seems more clearer, but RISCV follows LA64's. So we need to update like LA64.
GetOtherArgReg is the second register for multi argument register for RISCV and LA64.

In case of ARM64 in the test, it passes two float register arguments using one int register (REG_A0). So compiler->lvaIsMultiregStruct returns false. In method prolog in a callee, it makes two float values from REG_A0 in ARM64.

{
// Restore the second register.
argRegNext = genRegArgNext(argReg);
argRegNext = varDsc->GetOtherArgReg();

if (emitter::isFloatReg(argRegNext))
Copy link

@alpencolt alpencolt Jul 11, 2023

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

And why special case for float is need?

Copy link
Member Author

@clamp03 clamp03 Jul 12, 2023

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Because it cannot get the exact type by using varDsc->GetLayout()->GetGCPtrType(1) (only returns TYP_I_IMPL for all primitive and non-gc value type) and GetEmitter()->emitIns_R_S needs the exact type for the arguments.

If you want to update calling convention like ARM64, we can do. However, I think it is better to investigate after RISC-V is stable.

{
loadType = varDsc->lvIs4Field2 ? TYP_FLOAT : TYP_DOUBLE;
}
else
{
loadType = varDsc->GetLayout()->GetGCPtrType(1);
}

loadType = varDsc->GetLayout()->GetGCPtrType(1);
loadSize = emitActualTypeSize(loadType);
GetEmitter()->emitIns_R_S(ins_Load(loadType), loadSize, argRegNext, varNum, TARGET_POINTER_SIZE);
int offs = loadSize == EA_4BYTE ? 4 : 8;
GetEmitter()->emitIns_R_S(ins_Load(loadType), loadSize, argRegNext, varNum, offs);

regSet.AddMaskVars(genRegMask(argRegNext));
gcInfo.gcMarkRegPtrVal(argRegNext, loadType);
Expand Down
31 changes: 14 additions & 17 deletions src/coreclr/vm/riscv64/virtualcallstubcpu.hpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -82,8 +82,7 @@ struct DispatchStub
private:
friend struct DispatchHolder;

DWORD _entryPoint[9];
DWORD _pad;
DWORD _entryPoint[8];
size_t _expectedMT;
PCODE _implTarget;
PCODE _failTarget;
Expand All @@ -102,30 +101,28 @@ struct DispatchHolder
void Initialize(DispatchHolder* pDispatchHolderRX, PCODE implTarget, PCODE failTarget, size_t expectedMT)
{
// auipc t4,0
// addi t4, t4, 36
// ld t0,0(a0) ; methodTable from object in $a0
// ld t6,0(t4) // t6 _expectedMT
// bne t6, t0, failLabel
// ld t4, 8(t4) // t4 _implTarget
// ld t0, 0(a0) // methodTable from object in $a0
// ld t6, 32(t4) // t6 _expectedMT
// bne t6, t0, failLabel
// ld t4, 40(t4) // t4 _implTarget
// jalr x0, t4, 0
// failLabel:
// ld t4, 16(t4) // t4 _failTarget
// ld t4, 48(t4) // t4 _failTarget
// jalr x0, t4, 0
//
//
// _expectedMT
// _implTarget
// _failTarget

_stub._entryPoint[0] = DISPATCH_STUB_FIRST_DWORD; // auipc t4,0 // 0x00000e97
_stub._entryPoint[1] = 0x028e8e93; // addi t4, t4, 40
_stub._entryPoint[2] = 0x00053283; // ld t0, 0(a0) //; methodTable from object in $a0
_stub._entryPoint[3] = 0x000ebf83; // ld r6, 0(t4) // t6 _expectedMT
_stub._entryPoint[4] = 0x005f9663; // bne t6, t0, failLabel
_stub._entryPoint[5] = 0x008ebe83; // ld t4, 8(t4) // t4 _implTarget
_stub._entryPoint[6] = 0x000e8067; // jalr x0, t4, 0
_stub._entryPoint[7] = 0x010ebe83; // ld t4, 16(t4) // t4 _failTarget
_stub._entryPoint[8] = 0x000e8067; // jalr x0, t4, 0
_stub._entryPoint[0] = DISPATCH_STUB_FIRST_DWORD; // auipc t4,0 // 0x00000e97
_stub._entryPoint[1] = 0x00053283; // ld t0, 0(a0) // methodTable from object in $a0
_stub._entryPoint[2] = 0x020ebf83; // ld t6, 32(t4) // t6 _expectedMT
_stub._entryPoint[3] = 0x005f9663; // bne t6, t0, failLabel
_stub._entryPoint[4] = 0x028ebe83; // ld t4, 40(t4) // t4 _implTarget
_stub._entryPoint[5] = 0x000e8067; // jalr x0, t4, 0
_stub._entryPoint[6] = 0x030ebe83; // ld t4, 48(t4) // t4 _failTarget
_stub._entryPoint[7] = 0x000e8067; // jalr x0, t4, 0

_stub._expectedMT = expectedMT;
_stub._implTarget = implTarget;
Expand Down