Skip to content

Conversation

@mattofak
Copy link

When simulating the i2c master module under verilator, several linting errors occurred that this commit addresses.

Specifically

  • Several types were of excessive length and were subject to vector length mismatch errors.
  • The PHY and controller state machines did not have a default case and do not cover the entire potential space, so a specious default was added to reset back to IDLE in the case of error.

When simulating the i2c master module under verilator, several linting
errors occurred that this commit addresses.

Specifically
* Several types were of excessive length and were subject to vector
  length mismatch errors.
* The PHY and controller state machines did not have a default case and
  do not cover the entire potential space, so a specious default was
  added to reset back to IDLE in the case of error.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant