Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Actions

Test

Actions

Loading...
Loading

Showing runs from all workflows named Test
2,787 workflow run results
2,787 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Setting IPIN Tdel Test #12287: Pull request #3346 synchronize by amin1377
19m 41s ipin_base_cost
ipin_base_cost
19m 41s
Merge pull request #3348 from verilog-to-routing/remove_3d_attr Test #12286: Commit 94f671d pushed by amin1377
20m 28s master
master
20m 28s
Removing 3D Attributes Script Test #12285: Pull request #3348 synchronize by amin1377
25m 26s remove_3d_attr
remove_3d_attr
25m 26s
Removing 3D Attributes Script Test #12284: Pull request #3348 synchronize by amin1377
21m 8s remove_3d_attr
remove_3d_attr
21m 8s
Removing 3D Attributes Script Test #12283: Pull request #3348 opened by amin1377
56s remove_3d_attr
remove_3d_attr
56s
RR Graph - Cut interposer crossing wires Test #12282: Pull request #3342 synchronize by AmirhosseinPoolad
36m 38s rr_graph_interposer_cut
rr_graph_interposer_cut
36m 38s
Test Test #12281: Scheduled
20m 59s master
master
20m 59s
[WIP] Adding Custom RR Graph Builder to OpenFPGA Test #12280: Pull request #3325 synchronize by amin1377
23m 32s add_crr
add_crr
23m 32s
[WIP] Adding Custom RR Graph Builder to OpenFPGA Test #12279: Pull request #3325 synchronize by amin1377
31m 50s add_crr
add_crr
31m 50s
Test Test #12278: Scheduled
21m 15s master
master
21m 15s
Move node_tilable_track_nums_ to rr_graph_storage and add remove_node Test #12277: Pull request #3347 opened by amin1377
34m 38s remove_node
remove_node
34m 38s
RR Graph - Cut interposer crossing wires Test #12276: Pull request #3342 synchronize by AmirhosseinPoolad
37m 49s rr_graph_interposer_cut
rr_graph_interposer_cut
37m 49s
RR Graph - Cut interposer crossing wires Test #12275: Pull request #3342 synchronize by AmirhosseinPoolad
2m 45s rr_graph_interposer_cut
rr_graph_interposer_cut
2m 45s
RR Graph - Cut interposer crossing wires Test #12274: Pull request #3342 synchronize by AmirhosseinPoolad
31m 50s rr_graph_interposer_cut
rr_graph_interposer_cut
31m 50s
RR Graph - Cut interposer crossing wires Test #12273: Pull request #3342 synchronize by AmirhosseinPoolad
27m 58s rr_graph_interposer_cut
rr_graph_interposer_cut
27m 58s
RR Graph - Cut interposer crossing wires Test #12272: Pull request #3342 synchronize by AmirhosseinPoolad
6m 30s rr_graph_interposer_cut
rr_graph_interposer_cut
6m 30s
RR Graph - Cut interposer crossing wires Test #12271: Pull request #3342 synchronize by AmirhosseinPoolad
1m 34s rr_graph_interposer_cut
rr_graph_interposer_cut
1m 34s
RR Graph - Cut interposer crossing wires Test #12270: Pull request #3342 synchronize by AmirhosseinPoolad
3m 45s rr_graph_interposer_cut
rr_graph_interposer_cut
3m 45s
[WIP] Adding Custom RR Graph Builder to OpenFPGA Test #12269: Pull request #3325 synchronize by amin1377
30m 28s add_crr
add_crr
30m 28s
Setting IPIN Tdel Test #12268: Pull request #3346 synchronize by amin1377
21m 12s ipin_base_cost
ipin_base_cost
21m 12s
Setting IPIN Tdel Test #12267: Pull request #3346 opened by amin1377
21m 29s ipin_base_cost
ipin_base_cost
21m 29s
Test Test #12266: Scheduled
20m 44s master
master
20m 44s
RR Graph - Cut interposer crossing wires Test #12265: Pull request #3342 synchronize by AmirhosseinPoolad
33m 16s rr_graph_interposer_cut
rr_graph_interposer_cut
33m 16s
Merge pull request #3344 from verilog-to-routing/feature-fix-cpp-format Test #12264: Commit a632849 pushed by AlexandreSinger
23m 48s master
master
23m 48s
Test Test #12263: Scheduled
57m 30s master
master
57m 30s