Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Actions

Pull Request Labeler

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
labeler.yml
2,218 workflow runs
2,218 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[WIP] Adding Custom RR Graph Builder to OpenFPGA Pull Request Labeler #7173: Pull request #3325 synchronize by amin1377
28s
28s
[WIP] Adding Custom RR Graph Builder to OpenFPGA Pull Request Labeler #7172: Pull request #3325 synchronize by amin1377
27s
27s
[WIP] Adding Custom RR Graph Builder to OpenFPGA Pull Request Labeler #7171: Pull request #3325 opened by amin1377
29s
29s
Make t_rr_graph_storage::sort_edge compatible with C++17 Pull Request Labeler #7170: Pull request #3324 opened by AmirhosseinPoolad
1m 18s
1m 18s
[WIP] 3D OPIN-CHANZ connectivity Pull Request Labeler #7169: Pull request #3323 opened by soheilshahrouz
37s
37s
Now direct connection builder checks the port name of destination subtile Pull Request Labeler #7168: Pull request #3320 synchronize by tangxifan
25s
25s
Now direct connection builder checks the port name of destination subtile Pull Request Labeler #7167: Pull request #3320 synchronize by tangxifan
27s
27s
Add interposer wires Pull Request Labeler #7166: Pull request #3305 synchronize by soheilshahrouz
25s
25s
[Pack] Removed Unused Log Messages Pull Request Labeler #7165: Pull request #3322 opened by AlexandreSinger
24s
24s
Add interposer wires Pull Request Labeler #7164: Pull request #3305 synchronize by soheilshahrouz
31s
31s
Add interposer wires Pull Request Labeler #7163: Pull request #3305 synchronize by soheilshahrouz
29s
29s
[Pack][Legalizer] Added get_cluster_name Method Pull Request Labeler #7162: Pull request #3321 opened by AlexandreSinger
26s
26s
Add interposer wires Pull Request Labeler #7161: Pull request #3305 synchronize by soheilshahrouz
25s
25s
Now direct connection builder checks the port name of destination subtile Pull Request Labeler #7160: Pull request #3320 synchronize by tangxifan
33s
33s
Now direct connection builder checks the port name of destination subtile Pull Request Labeler #7159: Pull request #3320 opened by tangxifan
36s
36s
Hotfix on a corner case of tileable rr_graph direct connections Pull Request Labeler #7158: Pull request #3319 opened by tangxifan
33s
33s
Now direct connection builder in tileable rr_graph supports any subtile index as the from_pin Pull Request Labeler #7157: Pull request #3318 synchronize by tangxifan
30s
30s
Now direct connection builder in tileable rr_graph supports any subtile index as the from_pin Pull Request Labeler #7156: Pull request #3318 synchronize by tangxifan
31s
31s
Now direct connection builder in tileable rr_graph supports any subtile index as the from_pin Pull Request Labeler #7155: Pull request #3318 synchronize by tangxifan
32s
32s
Now direct connection builder in tileable rr_graph supports any subtile index as the from_pin Pull Request Labeler #7154: Pull request #3318 synchronize by tangxifan
31s
31s
Generalize Parmys Mult_Split to Allow for Multipliers Whose Input Widths are not Equal Pull Request Labeler #7153: Pull request #3143 synchronize by WhiteNinjaZ
34s
34s
Now direct connection builder in tileable rr_graph supports any subtile index as the from_pin Pull Request Labeler #7152: Pull request #3318 synchronize by tangxifan
31s
31s
Generalize Parmys Mult_Split to Allow for Multipliers Whose Input Widths are not Equal Pull Request Labeler #7151: Pull request #3143 synchronize by WhiteNinjaZ
32s
32s
Now direct connection builder in tileable rr_graph supports any subtile index as the from_pin Pull Request Labeler #7150: Pull request #3318 synchronize by tangxifan
38s
38s
Now direct connection builder in tileable rr_graph supports any subtile index as the from_pin Pull Request Labeler #7149: Pull request #3318 synchronize by tangxifan
31s
31s