@@ -989,8 +989,6 @@ emit_hardware_intrinsics (
989989#ifdef TARGET_AMD64
990990 if (intrin_group -> feature == MONO_CPU_X86_SSE && !COMPILE_LLVM (cfg )) {
991991 switch (id ) {
992- case SN_And :
993- case SN_AndNot :
994992 case SN_CompareEqual :
995993 case SN_CompareGreaterThan :
996994 case SN_CompareGreaterThanOrEqual :
@@ -1045,7 +1043,6 @@ emit_hardware_intrinsics (
10451043 case SN_MoveLowToHigh :
10461044 case SN_MoveMask :
10471045 case SN_MoveScalar :
1048- case SN_Or :
10491046 case SN_Prefetch0 :
10501047 case SN_Prefetch1 :
10511048 case SN_Prefetch2 :
@@ -1066,7 +1063,6 @@ emit_hardware_intrinsics (
10661063 case SN_StoreScalar :
10671064 case SN_UnpackHigh :
10681065 case SN_UnpackLow :
1069- case SN_Xor :
10701066 return NULL ;
10711067 default :
10721068 break ;
@@ -4284,7 +4280,7 @@ emit_arm64_intrinsics (
42844280static SimdIntrinsic sse_methods [] = {
42854281 {SN_Add , OP_XBINOP , OP_FADD },
42864282 {SN_AddScalar , OP_SSE_ADDSS },
4287- {SN_And , OP_SSE_AND },
4283+ {SN_And , OP_ANDPS },
42884284 {SN_AndNot , OP_VECTOR_ANDN },
42894285 {SN_CompareEqual , OP_XCOMPARE_FP , CMP_EQ },
42904286 {SN_CompareGreaterThan , OP_XCOMPARE_FP ,CMP_GT },
@@ -4344,7 +4340,7 @@ static SimdIntrinsic sse_methods [] = {
43444340 {SN_MoveScalar , OP_SSE_MOVS2 },
43454341 {SN_Multiply , OP_XBINOP , OP_FMUL },
43464342 {SN_MultiplyScalar , OP_SSE_MULSS },
4347- {SN_Or , OP_SSE_OR },
4343+ {SN_Or , OP_ORPS },
43484344 {SN_Prefetch0 , OP_SSE_PREFETCHT0 },
43494345 {SN_Prefetch1 , OP_SSE_PREFETCHT1 },
43504346 {SN_Prefetch2 , OP_SSE_PREFETCHT2 },
@@ -4367,7 +4363,7 @@ static SimdIntrinsic sse_methods [] = {
43674363 {SN_SubtractScalar , OP_SSE_SUBSS },
43684364 {SN_UnpackHigh , OP_SSE_UNPACKHI },
43694365 {SN_UnpackLow , OP_SSE_UNPACKLO },
4370- {SN_Xor , OP_SSE_XOR },
4366+ {SN_Xor , OP_XORPS },
43714367 {SN_get_IsSupported }
43724368};
43734369
0 commit comments