Skip to content

Commit 34c3bea

Browse files
authored
fix arm64 genInstrWithConstant (#64368)
1 parent 6233735 commit 34c3bea

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/coreclr/jit/codegenarm.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -82,7 +82,7 @@ bool CodeGen::genInstrWithConstant(
8282
// generate two or more instructions
8383

8484
// first we load the immediate into tmpReg
85-
instGen_Set_Reg_To_Imm(attr, tmpReg, imm);
85+
instGen_Set_Reg_To_Imm(EA_PTRSIZE, tmpReg, imm);
8686

8787
// generate the instruction using a three register encoding with the immediate in tmpReg
8888
GetEmitter()->emitIns_R_R_R(ins, attr, reg1, reg2, tmpReg);

src/coreclr/jit/codegenarm64.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -120,7 +120,7 @@ bool CodeGen::genInstrWithConstant(instruction ins,
120120
// generate two or more instructions
121121

122122
// first we load the immediate into tmpReg
123-
instGen_Set_Reg_To_Imm(size, tmpReg, imm);
123+
instGen_Set_Reg_To_Imm(EA_PTRSIZE, tmpReg, imm);
124124
regSet.verifyRegUsed(tmpReg);
125125

126126
// when we are in an unwind code region

0 commit comments

Comments
 (0)