Skip to content
View JusenD's full-sized avatar

Highlights

  • Pro

Block or report JusenD

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. OpenSparseLLMs/MoM OpenSparseLLMs/MoM Public

    Python 106 3

  2. OpenSparseLLMs/Linear-MoE OpenSparseLLMs/Linear-MoE Public

    Python 120 8

  3. weigao266/Awesome-Efficient-Arch weigao266/Awesome-Efficient-Arch Public

    Speed Always Wins: A Survey on Efficient Architectures for Large Language Models

    357 31

  4. FPGALab-RISC-V-CPU-design FPGALab-RISC-V-CPU-design Public

    NJU FPGA Lab12.

    Verilog